100 % OPERATIONAL EFFICIENT BIT − SERIAL PROGRAMMABLE FIR DIGITAL FILTERS ( MonPmPO 4 )
نویسندگان
چکیده
A new scheme for the implementation of programmable FIR digital filters with 100% operational efficiency is presented in this paper. The term 100% operational efficiency implies that no zero bits have to be inserted between successive in−put data words in order the filter input to be synchronized with the filter output. Both the input data and the filter out−put are in two’s complement LSB−first bit−serial form. The coefficients are in two’s complement bit−parallel form. All the intermediate results and the filter output are produced and handled in full precision. The proposed scheme is based on a special serial−parallel multiplier that operates with 100% efficiency. We exploit the internal registers and the free accumulation input in this multiplier to reduce the hardware complexity of the filter significantly. The proposed scheme is compared from the aspect of hardware complexity and efficiency with other bit−serial schemes.
منابع مشابه
Efficient Hardware Implementation of Digital Filters using Distributed Arithmetic (DA)
The FPGA (Field Programmable Gate Array) constitute of many programmable modules like Configuration Logic Blocks (CLBs), Block Random Access Memories (BRAM), DSP 48 blocks and Input/output (I/O) modules. The CLBs are the main programmable logic units which consist of different number of logic slices and each slice contains different number of LUTs and flips flops depending upon the FPGA device ...
متن کاملDigital Filters in AT6000 FPGAs - Application Note
Introduction This application note describes the implementation of digital filters in the Atmel AT6000-series FPGAs. Bit-serial digital signal processing is used to construct efficient Finite Impulse Response (FIR) and Infinite Impulse Response (IIR) filter macros that can be cascaded to create higher-order functions. We will briefly review the techniques first introduced in the application not...
متن کاملFpga-based Digit-serial Csd Fir Filter for Image Signal Format Conversion
This paper proposes the implementation of digit-serial Canonical Signed-Digit (CSD) coefficient FIR filters which can be used as format conversion filters in place of the ones employed for the MPEG2 TM5 (test model 5). A canonical digit representation of signed numbers is used to reduce the complexities in multiply operations. Practical design guidelines of digit-serial CSD FIR filter are provi...
متن کاملAn Efficient Bit-Serial FIR Filter Architecture
A new bit-serial architecture for implementation of high order FIR filters, as well as example FPGA and CMOS realizations are introduced. This structure exploits the simplicity of coefficients which consist of two power-of-two terms to yield efficient implementations. Quantization effects are discussed and a simple block scaling method for reducing rounding and truncation noise in high order fi...
متن کاملFpga-based Fir Filters Using Digit-serial Arithmetic
This paper describes the use of digit-serial arithmetic for compact and eecient implementations of real-time DSP applications on eld programmable gate arrays (FPGAs). As an example, the implementation of a digit-serial 5-tap FIR lter on a Xilinx XC4010 FPGA is considered. An analysis of the performance comparison of several FIR lters is described. The results show that digit-serial designs with...
متن کامل